Polynomial Formal Veri cation of Multipliers
نویسندگان
چکیده
Until recently, verifying multipliers with formal methods was not feasible, even for small input word sizes. About two years ago, a new data structure, called Multiplicative Binary Moment Diagram (*BMD), was introduced for representing arithmetic functions over Boolean variables. Based on this new data structure, methods were proposed by which veriication of multipliers with input word sizes of up to 256 Bits is now feasible. Only experimental data has been provided for these veriication methods until now. In this paper, we give a formal proof that logic veriication with *BMDs is polynomially bounded in both, space and time, when applied to the class of Wallace-tree like multipliers.
منابع مشابه
Model Abstraction for Formal Veri cation
As the complexity of circuit designs grows, designers look toward formal veri cation to achieve better test coverage for validating complex designs. However, this approach is inherently computationally intensive, and hence, only small designs can be veri ed using this method. To achieve better performance, model abstraction is necessary. Model abstraction reduces the number of states necessary ...
متن کاملFormal Veri cation of a PowerPC Microprocessor
This paper presents the use of formal methods in the design of a PowerPC microprocessor. The chosen methodology employs two independently developed design views, a register-transfer level speci cation for e cient system simulation and a transistorlevel implementation geared toward maximal processor performance. A BDD-based veri cation tool is used to functionally compare the two views which ess...
متن کاملFormal Veri cation of an Avionics Microprocessor
Formal speci cation combined with mechanical veri cation is a promising approach for achieving the extremely high levels of assurance required of safety-critical digital systems. However, many questions remain regarding their use in practice: Can these techniques scale up to industrial systems, where are they likely to be useful, and how should industry go about incorporating them into practice...
متن کاملFormal Verification of Real time Software
The veri cation of functionality of the input output logic properties often composes the majority of software requirements analysis Automated theorem provers ATPs such as SRI s Prototype Veri cation System PVS have been successfully used in the formal veri cation of functional properties However such functional methods are not readily applicable to the veri cation of the real time software re q...
متن کاملFormal Requirements Analysis of an Avionics Control System
|We report on a formal requirements analysis experiment involving an avionics control system. We describe a method for specifying and verifying real-time systems with PVS. The experiment involves the formalization of the functional and safety requirements of the avionics system as well as its multilevel veri cation. First level veri cation demonstrates the consistency of the speci cations whils...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996